Taylor University HENA CDR July 9 & 10 1997
SSD Design Features
Parallel processing (240 channels)
High resolution (240 pixel array @ 256 Energy levels)
Adjustable Thresholds and Control Logic
Low Power
Single Box Assembly
Slide 4 of 42
